|
|
| (One intermediate revision by one other user not shown) |
| Line 1: |
Line 1: |
| A '''numerically controlled oscillator''' ('''NCO''') is a digital [[signal generator]] which creates a [[Synchronous circuit|synchronous]] (i.e. clocked), discrete-time, discrete-valued representation of a [[waveform]], usually [[sinusoidal]].<ref name="IEEE">Jane Radatz, The IEEE Standard Dictionary of Electrical and Electronics Terms, IEEE Standards Office, New York, NY, 1997</ref> NCOs are often used in conjunction with a [[digital-to-analog converter]] (DAC) at the output to create a [[direct digital synthesizer]] (DDS).{{#tag:ref|While some authors use the terms DDS and NCO interchangeably,<ref name="latticeSC" /> by convention an NCO refers to the digital (i.e. the discrete-time, discrete amplitude) portion of a DDS<ref name="IEEE"/>}}
| | Very pleased to meet you! Simple name is Eusebio also I think it looks quite good when say it. As a man what My husband and i really like is coming off as but I'm thinking on top of starting something new. I work as an set clerk. My house is from now on in South Carolina and [http://www.idont.net/ I don't] plan on changing it. You can also find my website here: http://prometeu.net<br><br> |
|
| |
|
| Numerically controlled oscillators offer several advantages over other types of oscillators in terms of agility, accuracy, stability and reliability.<ref name="latticeSC">{{cite web|title=Numerically Controlled Oscillator
| | Here is my web blog :: clash of clans cheats ([http://prometeu.net Read Alot more]) |
| |url=http://www.latticesemi.com/products/intellectualproperty/ipcores/numericallycontrolledosci/index.cfm
| |
| |publisher=Lattice Semiconductor Corporation|year=2009}}</ref> NCOs are used in many communications systems including digital up/down converters used in 3G wireless and software radio systems, digital PLLs, radar systems, drivers for optical or acoustic transmissions, and multilevel [[Frequency-shift keying|FSK]]/[[Phase-shift keying|PSK]] modulators/demodulators.<ref name="latticeSC"/>
| |
| | |
| ==Operation==
| |
| | |
| An NCO generally consists of two parts:
| |
| *A ''phase accumulator'' (PA), which adds to the value held at its output a frequency control value at each clock sample.
| |
| *A ''phase-to-amplitude converter'' (PAC), which uses the phase accumulator output word (phase word) usually as an index into a waveform [[look-up table]] (LUT) to provide a corresponding amplitude sample. Sometimes [[linear interpolation|interpolation]] is used with the look-up table to provide better accuracy and reduce phase error noise. Other methods of converting phase to amplitude, including mathematical algorithms such as [[power series]] can be used, particularly in a software NCO.
| |
| | |
| [[Image:Generic NCO.png|frame|Figure 1: Numerically controlled oscillator with optional quadrature output]]
| |
| | |
| When clocked, the phase accumulator (PA) creates a [[modulo operation|modulo]]-2<sup>N</sup> [[sawtooth wave]]form which is then converted by the phase-to-amplitude converter (PAC) to a sampled sinusoid, where N is the number of bits carried in the phase accumulator. N sets the NCO frequency resolution and is normally much larger than the number of bits defining the memory space of the PAC [[look-up table]]. If the PAC capacity is 2<sup>M</sup>, the PA output word must be truncated to M bits as shown in Figure 1. However, the truncated bits can be used for interpolation. The truncation of the phase output word does not affect the frequency accuracy but produces a time-varying periodic phase error which is a primary source of spurious products. Another spurious product generation mechanism is finite word length effects of the PAC output (amplitude) word.<ref name="kroupa">Kroupa,Venceslav F.,''Direct Digital Frequency Synthesizers'', IEEE Press, 1999, ISBN 0-7803-3438-8</ref>
| |
| | |
| The frequency accuracy relative to the clock frequency is limited only by the precision of the arithmetic used to compute the phase.<ref name="kroupa"/> NCOs are phase- and frequency-agile, and can be trivially modified to produce [[phase modulation|phase-modulated]] or [[frequency modulation|frequency-modulated]] by summation at the appropriate node, or provide [[quadrature phase|quadrature]] outputs as shown in the figure.
| |
| | |
| ==Phase accumulator==
| |
| <!-- linked from redirect [[Phase accumulator]] -->
| |
| A binary phase accumulator consists of an N-bit binary [[adder (electronics)|adder]] and a [[hardware register|register]] configured as shown in Figure 1.<ref name="Grzeg"/> Each clock cycle produces a new N-bit output consisting of the previous output obtained from the register summed with the frequency control word (FCW) which is constant for a given output frequency. The resulting output waveform is a staircase with step size <math>\Delta F</math>, the integer value of the FCW.<ref name="ADI"/> In some configurations, the phase output is taken from the output of the register which introduces a one clock cycle [[latency (engineering)|latency]] but allows the adder to operate at a higher clock rate.<ref name="latticeSC" />
| |
| [[Image:Phase Accum Graph.png|frame|Figure 2: Normalized phase accumulator output]]
| |
| | |
| The adder is designed to overflow when the sum of the [[absolute value]] of its operands exceeds its capacity (2<sup>N</sup>−1). The overflow bit is discarded so the output word width is always equal to its input word width. The remainder <math>\phi _n</math>, called the residual, is stored in the register and the cycle repeats, starting this time from <math>\phi _n</math> (see figure 2).<ref name="Grzeg"/> Since a phase accumulator is a [[finite state machine]], eventually the residual at some sample K must return to the initial value <math>\phi _0</math>. The interval K is referred to as the grand repetition rate (GRR) given by
| |
| :<math>\mbox{GRR}=\frac{2^N}{\mbox{GCD}(\Delta F,2^N)}</math> | |
| | |
| where GCD is the [[greatest common divisor]] function. The GRR represents the true periodicity for a given <math>\Delta F</math> which for a high resolution NCO can be very long.<ref name="Grzeg"/> Usually we are more interested in the ''operating frequency'' determined by the average overflow rate, given by<ref name="ADI">{{citation |url=http://www.analog.com/library/analogdialogue/archives/38-08/dds.html
| |
| |title = All About Direct Digital Synthesis|publisher = Analog Devices, Inc.}}</ref>
| |
|
| |
| :<math>F_{out} = \frac{\Delta F}{2^N}F_{clock} </math> (1)
| |
| | |
| The ''frequency resolution'', defined as the smallest possible incremental change in frequency, is given by<ref name="ADI"/>
| |
| :<math>F_{res} = \frac{F_{clock}}{2^N}</math> (2)
| |
| | |
| Equation (1) shows that the phase accumulator can be thought of as a programmable non-integer [[frequency divider]] of divide ratio <math>\Delta F/2^N</math>.<ref name= "kroupa"/>
| |
| | |
| ==Phase-to-amplitude converter==
| |
| The phase-amplitude converter creates the sample-domain waveform from the truncated phase output word received from the PA. The PAC can be a simple [[read only memory]] containing 2<sup>M</sup> contiguous samples of the desired output waveform which typically is a sinusoid. Often though, various tricks are employed to reduce the amount of memory required. This include various trigonometric expansions,<ref>{{Citation
| |
| |inventor-last =Miller
| |
| |inventor-first =Brian M.
| |
| |issue-date = October 14, 2008
| |
| |title =Numerically controlled oscillator and method of operation
| |
| |country-code =US
| |
| |patent-number =7437391
| |
| }}</ref> trigonometric approximations<ref name="Grzeg">{{Citation
| |
| |first = Grzegorz
| |
| |last = Popek
| |
| |first2 = Marian
| |
| |last2 = Kampik
| |
| |contribution = Low-Spur Numerically Controlled Oscillator Using Taylor Series Approximation
| |
| |contribution-url = http://mechatronika.polsl.pl/owd/pdf2009/030.pdf
| |
| |date = October 2009
| |
| |place = XI International PhD Workshop, Silesian University of Technology, Gliwice, Poland}}</ref> and methods which take advantage of the quadrature symmetry exhibited by sinusoids.<ref>{{Citation
| |
| |inventor-last =Mccallister
| |
| |inventor-first =Ronald D.
| |
| |inventor2-last =Shearer III
| |
| |inventor2-first =Daniel
| |
| |publication-date = 12/04/1984
| |
| |title =Numerically controlled oscillator using quadrant replication and function decomposition
| |
| |country-code =US
| |
| |patent-number = 4486846
| |
| }}</ref> Alternatively, the PAC may consist of [[random access memory]] which can be filled as desired to create an [[arbitrary waveform generator]].
| |
| | |
| ==Spurious products==
| |
| [[Spurious emission|Spurious]] products are the result of [[harmonic distortion|harmonic]] or non-harmonic [[distortion]] in the creation of the output waveform due to non-linear numerical effects in the signal processing chain. Only numerical errors are covered here. For other distortion mechanisms created in the [[digital-to-analog converter]] see the corresponding section in the [[Direct digital synthesizer|direct-digital synthesizer]] article.
| |
| | |
| ===Phase truncation spurs===
| |
| The number of phase accumulator bits of an NCO, N is usually between 24 and 64. If the PA output word were used directly to index the PAC look-up table an untenably high storage capacity in the ROM would be required. As such, the PA output word must be truncated to span a reasonable memory space. Truncation of the phase word cause [[phase modulation]] of the output sinusoid which introduces non-harmonic [[distortion]] in proportion to the number of bits truncated. The number of spurious products created by this distortion is given by:
| |
| :<math>n_W=\frac{2^W}{\mbox{GCD}(\Delta F,2^W)}-1</math> (3)
| |
| | |
| where W is the number of bits truncated.
| |
| | |
| In calculating the [[Spurious-free dynamic range]], we are interested in the spurious product with the largest amplitude relative to the carrier output level given by:
| |
| | |
| :<math>\zeta _{max}=2^{-M} \frac{\pi \mbox{GCD}(\Delta F,2^W)}{\sin \left( \pi \cdot 2^{-P}\mbox{GCD}(\Delta F,2^W) \right)}</math>
| |
| | |
| where P is word width of the DAC. For W >4,
| |
| | |
| :<math>\zeta _{max} \approx -6.02 \cdot P\;\mbox{dBc}.</math>
| |
| | |
| Another related spurious generation method is the slight modulation due to the GRR outlined above. The amplitude of these spurs is low for large N and their frequency is generally too low to be detectable but they may cause issues for some applications.<ref name="Grzeg"/>
| |
| | |
| ===Amplitude truncation spurs===
| |
| Another source of spurious products is the amplitude [[Quantization (signal processing)|quantization]] of the sampled waveform contained in the PAC look up table(s). If the number of DAC bits is P, the
| |
| AM spur level is approximately equal to −6.02 P − 1.76 [[dBc]].<ref name="intersil">{{cite web|title=The NCO as a Stable, Accurate Synthesizer|url=http://www.intersil.com/content/dam/Intersil/documents/tb31/tb318.pdf|publisher=Intersil Corporation|year=1998}}</ref>
| |
| | |
| ===Mitigation techniques===
| |
| Phase truncation spurs can be reduced substantially by the introduction of [[White noise|white gaussian noise]] prior to truncation. The so-called [[dither]] noise is summed into the lower W+1 bits of the PA output word to linearize the truncation operation. Often the improvement can be achieved without penalty because the DAC noise floor tends to dominate system performance. Amplitude truncation spurs can not be mitigated in this fashion. Introduction of noise into the static values held in the PAC ROMs would not eliminate the cyclicality of the trunction error terms and thus would not achieve the desired effect.<ref name="kroupa"/>
| |
| | |
| ==See also==
| |
| *[[Direct digital synthesizer]]
| |
| *[[Digitally controlled oscillator]]
| |
| *[[Digital-to-analog converter]]
| |
| | |
| ==References==
| |
| {{reflist|2}}
| |
| | |
| {{good article}}
| |
| | |
| {{DEFAULTSORT:Numerically Controlled Oscillator}}
| |
| [[Category:Digital signal processing]]
| |
| [[Category:Synthesizers]]
| |
| [[Category:Oscillators]]
| |
| [[Category:Digital electronics]]
| |
Very pleased to meet you! Simple name is Eusebio also I think it looks quite good when say it. As a man what My husband and i really like is coming off as but I'm thinking on top of starting something new. I work as an set clerk. My house is from now on in South Carolina and I don't plan on changing it. You can also find my website here: http://prometeu.net
Here is my web blog :: clash of clans cheats (Read Alot more)